书目信息 |
| 书名： | Fundamentals of digital logic with Verilog design = | |
| 作者： | Stephen Brown, Zvonko Vranesic著. | |
| 分册号： | ||
| 分册名： | 出版地： | Beijing : |
|
| 出版社： | China Machine Press | |
| 出版时间： | 2007. | |
| 页数： | xx, 844 p. : | |
| 开本： | 25 cm. + | |
| 丛书名： | 经典原版书库 | |
| 中图分类号： | ||
| 科图分类号： | ||
| 其他分类号： | H31:TP331 | |
| 主题词： | ||
| 电子资源： | ||
| 000 | 03803cam a2201489 a 45 | |
| 001 | 00000136191 | |
| 003 | CAL | |
| 005 | 20140324160355.00 | |
| 008 | 061227r20072003cc a b 001 0 eng d | |
| 020 | @a7111203569. | |
| 020 | @a7894928836 (CD-ROM). | |
| 020 | @a9787111203568. | |
| 040 | @aDUTL@cDUTL@dSCT@dNUL | |
| 050 | 0 | @aTK7868.L6@bB76 2003 |
| 082 | 00 | @a621.39/2@221 |
| 093 | @aTP331.1@24 | |
| 094 | @a73.9511@23 | |
| 099 | @dH31:TP331@e2 | |
| 100 | 1 | @aBrown, Stephen D. |
| 245 | 10 | @aFundamentals of digital logic with Verilog design =@b数字逻辑基础与Verilog设计 / @cStephen Brown, Zvonko Vranesic著. |
| 246 | 31 | @a数字逻辑基础与Verilog设计 |
| 260 | @aBeijing :@bChina Machine Press ;@aBoston :@bMcGraw-Hill,@c2007. | |
| 300 | @axx, 844 p. :@bill. ;@c25 cm. +@e1 CD-ROM (4 3/4 in.). | |
| 440 | 0 | @a经典原版书库 |
| 440 | 0 | @aHZ books |
| 504 | @aIncludes bibliographical references and index. | |
| 534 | @pReprint. Originally published:@cBoston : McGraw-Hill, c2003.@fMcGraw-Hill series in electrical and computer engineering.@z0072838787@z0072823151 (alk. paper)@z0072835257 (CD-ROM) | |
| 650 | 0 | @aComputer-aided design. |
| 650 | 0 | @aLogic circuits@xDesign and construction@xData processing. |
| 650 | 0 | @aVerilog (Computer hardware description language) |
| 700 | 1 | @aVranesic, Zvonko G. |
| 905 | @a241250 | |
| 920 | @a232030@z2 | |
| 920 | @a221020@z2 | |
| 920 | @a211090@z2 | |
| 920 | @a212010@z1 | |
| 920 | @a231400@z1 | |
| 920 | @a234030@z1 | |
| 920 | @a244050@z1 | |
| 920 | @a211270@z1 | |
| 920 | @a211060@z2 | |
| 920 | @a261030@z2 | |
| 920 | @a223130@z2 | |
| 920 | @a241010@z1 | |
| 920 | @a231010@z2 | |
| 920 | @aF44010@z2 | |
| 920 | @a242020@z1 | |
| 920 | @a211500@z2 | |
| 920 | @a245010@z2 | |
| 920 | @a233020@z1 | |
| 920 | @a231030@z1 | |
| 920 | @a211050@z2 | |
| 920 | @a246040@z1 | |
| 920 | @a243325@z1 | |
| 920 | @a251010@z1 | |
| 920 | @a232010@z2 | |
| 920 | @a212020@z1 | |
| 920 | @a242250@z1 | |
| 920 | @a242030@z2 | |
| 920 | @a221120@z1 | |
| 920 | 1 | @a221070@z1 |
| 920 | 1 | @a211162@z1 |
| 920 | 1 | @a211080@z1 |
| 920 | @a211260@z1 | |
| 920 | @a211130@z1 | |
| 920 | @a211070@z1 | |
| 920 | 1 | @a211340@z1 |
| 920 | 1 | @a251031@z1 |
| 920 | 1 | @a244450@z1 |
| 920 | 1 | @a235030@z1 |
| 920 | 1 | @a244055@z1 |
| 920 | 1 | @a245020@z1 |
| 920 | 1 | @a252070@z1 |
| 920 | 1 | @a244370@z1 |
| 920 | 1 | @a242150@z1 |
| 920 | 1 | @a223060@z1 |
| 920 | 1 | @a223020@z1 |
| 920 | 1 | @a213070@z1 |
| 920 | 1 | @a242365@z1 |
| 920 | 1 | @a244020@z1 |
| 920 | 1 | @a236080@z1 |
| 920 | 1 | @a241020@z1 |
| 920 | 1 | @a242280@z1 |
| 920 | 1 | @a221490@z1 |
| 920 | 1 | @a232140@z1 |
| 920 | 1 | @a221080@z1 |
| 920 | 1 | @a237290@z1 |
| 920 | 1 | @a235280@z1 |
| 920 | 1 | @a211168@z1 |
| 920 | 1 | @a213050@z1 |
| 920 | 1 | @a241420@z1 |
| 920 | 1 | @a221060@z1 |
| 920 | @a211040@z2 | |
| 920 | 1 | @a233104@z1 |
| 920 | 1 | @a232151@z1 |
| 920 | 1 | @a264070@z1 |
| 920 | 1 | @a237020@z1 |
| 920 | 1 | @a223101@z1 |
| 920 | 1 | @a242430@z1 |
| 920 | 1 | @a237410@z1 |
| 920 | 1 | @a237010@z1 |
| 920 | 1 | @a232020@z1 |
| 920 | 1 | @a231000@z1 |
| 920 | 1 | @a244030@z1 |
| 920 | 1 | @a251040@z1 |
| 920 | 1 | @a231020@z1 |
| 920 | 1 | @a212040@z1 |
| 920 | 1 | @a233170@z1 |
| 920 | 1 | @a244067@z1 |
| 920 | 1 | @a231151@z1 |
| 920 | 1 | @a242120@z1 |
| 920 | 1 | @a233100@z1 |
| 920 | 1 | @a261040@z1 |
| 920 | 1 | @a261050@z1 |
| 920 | 1 | @a242321@z1 |
| 920 | 1 | @a261020@z1 |
| 920 | 1 | @a261011@z1 |
| 920 | 1 | @a242471@z1 |
| 920 | 1 | @a213015@z1 |
| 920 | 1 | @a232181@z1 |
| 920 | 1 | @a244285@z1 |
| 920 | 1 | @a233120@z1 |
| 920 | 1 | @a235170@z1 |
| 920 | 1 | @a251020@z1 |
| 920 | 1 | @a211111@z1 |
| 920 | 1 | @a222040@z1 |
| 998 | @aDUTL | |
| Fundamentals of digital logic with Verilog design = : 数字逻辑基础与Verilog设计 / / Stephen Brown, Zvonko Vranesic著.-Beijing : : China Machine Press ; ; Boston : : McGraw-Hill, , 2007. |
| xx, 844 p. : : ill. ; ; 25 cm. + + 1 CD-ROM (4 3/4 in.).- (经典原版书库).- (HZ books) |
| Includes bibliographical references and index. |
| ISBN 7111203569. |
| ● |
| 相关链接 |
正题名：Fundamentals of digital logic with Verilog design
索取号：H31:TP331/2
预约/预借
| 序号 | 登录号 | 条形码 | 馆藏地/架位号 | 状态 | 备注 |
| 1 | 0918830 | 209188305 | 样本书库/4110990101/ [索取号:H31:TP331/2] | 在馆 | |
| 2 | 0918831 | 209188314 | 西文书库/4110990101/ [索取号:H31:TP331/2] | 在馆 | |
| 3 | 0918832 | 209188323 | 西文书库/4110990101/ [索取号:H31:TP331/2] | 在馆 | |
| 4 | 0918833 | 209188332 | 西文书库/4110990101/ [索取号:H31:TP331/2] | 在馆 | |
| 5 | 0918834 | 209188341 | 西文书库/4110990101/ [索取号:H31:TP331/2] | 在馆 |